

**Notice of References Cited**

Application/Control No.

09/755,572

Applicant(s)/Patent Under  
Reexamination  
ANG ET AL.

Examiner

Suk-San Foong

Art Unit

2823

Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,341,087	01-2002	Kunikiyo, Tatsuya	365/189.09
	B	US-6,368,941	04-2002	Chen et al.	257/510
	C	US-6,345,399	02-2002	Jamison et al.	204/192.35
	D	US-5,638,932	06-1997	Mizukami, Hiroshi	192/109R
	E	US-2002/0047155	09-2001	Babcock et al.	257/315
	F	US-6,384,465	05-2002	Iwamatsu et al.	257/506
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	JP 2001111056 A	04-2001	Japan	Kunikiyo	H01L 21/76
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Wolf S. "Silicon Processing for the VLSI-ERA: Volume 2-Process Integration", 1990, Lattice Pr., Vol. 2, pgs. 176,189-195
	V	
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.